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Abstract: Plug-in hybrid electric vehicles (PHEVs) consist of a front-end boost rectifier, which incorporates a power
factor correction (PFC) circuit for battery charging. Bridgeless interleaved (BLIL) PFC boost converter topology is
proved as a standard PFC converter as it has high eﬃciency, reduced input current ripple, and reduced electromagnetic
interference (EMI). This paper proposes a digital nonlinear control technique that employs a resettable integrator to
shape the input current of the converter in phase with the input voltage to achieve high input power factor. This control
approach rejects power source and load perturbations better than linear feedback control methods. This is accomplished
by summing up the sensed input current of a BLIL converter with a fictitious current synthesized with the input voltage.
In this work, a BLIL converter is analyzed for its input power factor improvement, voltage stress across the devices, and
dynamic response under variable supply and load conditions using simulation. The hardware is tested for a 300 W BLIL
boost converter to validate the simulated results. The performance of the proposed controller is compared with that of
conventional average current mode control. The experiment and simulation results prove that the resettable integrator
controller shows a better performance than the conventional controller.
Key words: AC/DC PFC converter, bridgeless interleaved, control techniques, PI control, integrator control, power
factor correction

1. Introduction
A plug-in hybrid electric vehicle (PHEV) has a battery storage system, which can be recharged by connecting a
plug to an external electric power supply. The front-end AC/DC PFC boost converter [1] is the main component
of the charger system. The front-end converter rectifies the input AC voltage and transfers it to a regulated
intermediate DC link bus. The DC bus follows an isolated DC/DC stage that converts the bus voltage to
a boosted regulated DC voltage for charging batteries. Bridgeless interleaved (BLIL) PFC boost converter
topology [2] is proved as a standard PFC converter as it has high eﬃciency, reduced input current ripple, and
lower electromagnetic interference (EMI).
A BLIL converter in an open loop suﬀers from poor output voltage regulation, reduced eﬃciency for
wider load range, poor power quality in terms of power factor, and input current ripples. The above problems
can be reduced by implementing various current control techniques [3] for the converters. Linear current control
techniques such as average current mode control [4,5], peak current mode control [6], and hysteresis current
mode control [7,8] are reported in the literature. However, linear control techniques cannot perform optimally
over the whole operating range as it results in sluggish response and instability for variable load and supply
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conditions. Therefore, for the precise approach nonlinear control techniques are used, which gives fast transient
response with less overshoot or undershoot. Nonlinear techniques such as Lyapunov control [9], diﬀerential
flatness control [10,11], and one cycle control [12] exhibit inherent immunity to system variations. However,
the controller based on Lyapunov or flatness theory controls the input power by utilizing large bandwidth in a
power control loop and necessitates a specific load profile. This also results in the complex programming of the
battery charging curve in the DSP processor with increased memory allocation. A controller based on one cycle
technique is simple and robust to implement and it has been proven eﬃcient for AC/DC bidirectional converters
[13], active power filters [14], and grid-connected inverters [15]. A control strategy based on the application of
one cycle control technique under hybrid PWM is applied for a three-phase three-level neutral point clamped
voltage source converter [16] and with a dynamic second-order voltage estimation technique for a single-phase
PFC rectifier [17]. Better control is reported due to the modified scheme.
In this paper, an improved resettable integrator is proposed for input power factor correction together
with voltage regulation for a BLIL boost converter. A fictitious current is synthesized with the input voltage and
it is summed up with the sensed current in the improved resettable integrator approach. This resulting current
is compared with a saw-tooth waveform to generate the gating pulses to the switches of the converter. This
approach is applicable for constant frequency converters and it rejects power source and load perturbations
better than conventional linear feedback control. The major advantage of the proposed technique is that it
eliminates the input side harmonics as well as traces the transients. This control technique can be implemented
in various converter topologies for leading edge and trailing edge modulation. In this work, the converter is
analyzed for leading edge modulation and the output signal is integrated until it reaches the reference signal.
The improved resettable integrator scheme is compared with conventional average current control in improving
the power factor and dynamic characteristics of the converter. The average current mode control is termed as
a traditional PI control in the paper.
The principle of operation of bridgeless interleaved boost converter is discussed in Section 2. Section 3
describes the analytical modeling of the converter and the design of the improved resettable integrator controller
is dealt with in Section 4. Simulation results and comparison with conventional PI control are provided in Section
5 and Section 6 discusses the hardware results, followed by the conclusion in Section 7.

2. Principle of operation of the bridgeless interleaved PFC boost converter (BLIL)
The topology of the bridgeless interleaved boost converter [18,19] is shown in Figure 1. It is a modification
of interleaved boost converter [20]. The power circuit consists of four inductors (L1, L2, L3 , and L4) , four
MOSFETS ( Q1 to Q4) , four diodes ( D1 to D4) , and a DC link capacitor (C01 ) . As the name implies, the
input diode bridge rectifier is eliminated and in addition it consists of two MOSFETs and two fast diodes.
It reduces the input current ripple compared to the interleaved boost converter. Each phase of the circuit
is connected to two interleaving inductors, which reduce the current stress on the device and in turn filter
components. The working of the circuit is explained for a duty cycle less than 50%, i.e. in discontinuous
conduction mode. The modes of operation for a positive half cycle of input voltage are described below.

2.1. Mode 1
During mode 1, the gating pulses are given to switches Q1 − Q2 and the energy is stored in inductors L1 and
L2 . Let ∆iL1 and ∆iL3 be the ripple current through inductors L1 / L2 and L3 / L4, respectively. The ripple
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Figure 1. Bridgeless interleaved PFC boost converter.

current through series inductances L1 and L2 is given as
∆iL1 =

1
Vin δTs
L1 + L2

(1)

The energy in inductors L3 and L4 is released through the diode D3 , load, and body diode of Q4 to the
supply as shown in Figure 2a. The ripple current through inductors L3 and L4 is
∆iL3 =

1
(Vo − Vin )δTs
L3 + L4

(2)

The input current ripple ∆Iin will be the sum of currents through inductors L1/L2 and L3/L4 and is given
as
1
∆Iin =
Vo (1 − δ)Ts ,
(3)
L1 + L3
where δ is the duty cycle, Ts is the time period, Vo is the output voltage, and Vin is the input voltage of the
converter.
2.2. Mode 2
The circuit operation in mode 2 is shown in Figure 2b. The switches Q3 and Q4 are turned ON and the input
current flows through inductor L3, switches Q3 − Q4, and inductor L4 . The energy is stored in inductors
L3 / L4.The ripple current through the inductors L3 / L4 is given as
∆iL3 =

1
Vin δTs
L3 + L4

(4)

The stored energy in inductor L1 and L2 during mode 1 is released through D1, load, and body diode of Q2.
The resulting ripple current is
1
∆iL1 =
(Vo − Vin )δTs
(5)
L1 + L2
The input current ripple ∆Iin is expressed as
∆Iin =

3580
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Figure 2. a) Mode 1: Switches Q1 and Q2 are ON. b)Mode 2: Switches Q3 and Q4 are ON. c) Mode 3: Body diodes
of Q2 and Q4 are conducting.

2.3. Mode 3
The gating pulses to all the switches are removed. In this mode, the body diodes of switches Q2 and Q4 are
conducting, as shown in Figure 2c. The input current takes the path from supply - L1 − D1 - load - D4 − L4
and L3 − D3 - load - D2 − L2.The current through series inductances L1/L2 and L3/L4 is given as
∆iL1 =

1
1
(Vo − Vin )( − δ)Ts
L1 + L2
2

(7)

∆iL3 =

1
1
(Vo − Vin )( − δ)Ts
L3 + L4
2

(8)

1
Vo (1 − δ)Ts
L1 + L3

(9)

The input ripple current ∆Iin is given as

∆Iin =

The circuit operation is the same during a negative half cycle of the input voltage.
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3. Analytical modeling of the converter
The various components of the converter are selected based on the analytical modeling of the converter. The
selection of the semiconductor devices is based on the analytical equations for rms and average value of current
stress of the switches and derived on the following assumptions: (a) The converter is operating in continuous
conduction mode (CCM), (b) the input voltage is sinusoidal and it operates with unity power factor, and (c)
the output voltage is ripple free. For the typical boost converter, MOSFET duty cycle δQ (θ) is given as
δQ (θ) = 1 −

|vin(θ)|
Vp |sin θ|
=1−
,
Vo
Vo

(10)

where Vp is the peak value of input voltage. Assuming the inductor current to be sinusoidal and it is given as
iL = Ip |sin(θ)| ,

(11)

where Ip is the peak value of the input current. The instantaneous MOSFET current iQ (θ) and its RMS value
of current iQ−rms can be given as
iQ (θ) = Ip |sin(θ)| .δQ−rms

iQ−rms

1
=[
π

∫π
[Ip |sin(θ)| (1 −

(12)

Vp |sin(θ)| 2 1/2
)] ] dθ
V0

(13)

Vp |sin θ|
Vo

(14)

0

The diode duty cycle δD (θ) can be given as
δD (θ) = 1 − δQ (θ) =

The instantaneous value of current through the diode and its RMS value can be given as
iD (θ) = Ip |sin(θ)|

iD−rms

1
=[
π

∫π
[Ip |sin(θ)| (

Vp |sin θ|
Vo

(15)

Vp |sin(θ)| 2 1/2
)] ] dθ
V0

(16)

0

The input ripple current ∆Irp through the inductor is assumed to be half of the peak of the inductor current
(Ip ).
∆Irp =

1
Ip
2

The inductor value can be obtained from inductor current ripple as follows:
√
Vp 2D
,
∆IL =
fs L/2

(17)

(18)

where L is the inductor value connected to each phase. The output capacitor current has both high frequency
and low frequency components and are given as
√
√
P2
2 Po
P in 16Vo
I0
and Ic−rms(high) =
− o2
Ic−rms(low) = √ =
(19)
2 Vo
Vo
6πVp
Pin
2
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The output capacitor value is calculated from
2Po /f
,
Vo2 − (Vo − ∆V c)2

C0 =

(20)

where ∆VC is the output capacitor ripple voltage. The gain of the converter is given by the expression
G=

Vo
= 1/(1 − D)
V in

(21)

and hence the voltage stress V st across the semiconductor devices is expressed as
V st = GV in = V o

(22)

4. Design of an improved resettable integrator controller
In this section, the basic operation of a switch in one cycle control technique [21,22] is explained. The switch
operates according to the switch function k(t) at a frequency fo =
0T on < t < Ts

1
Ts

, where k(t) = 1 0 <

t < Ton
(23)

Ton being the switch ON time. The input signal x(t) is chopped by the switch and transferred to the output
and the output variable is given as y(t). The switching frequency of the converter fo is much greater than the
frequency of the input signal x(t) or the reference signal Vr (t) and hence both the parameters can be taken as
constant. Now y(t) is given as
y(t) =
=

1
Ts

1
Ts x(t)

T∫on

x(t)dt

0

T∫on

(24)
dt = x(t)δ(t)

0

Duty ratio is modulated in such a way that integration of the switched variable is equal to the integration of
the reference signal Vr (t) as stated in Eq. (6).
T
∫S

x(t)dt =

0

Vr (t)dt

0

y(t) =
=

T
∫S

1
TS

1
TS

T
∫S

T
∫S

x(t)dt

(25)

0

Vr (t)dt = Vr (t)

0

Hence the switched variable average is instantaneously controlled within one cycle. The block diagram of the
improved resettable integrator controller is shown in Figure 3. The output voltage Vsen is obtained from a
voltage sensor and is fed as input to the voltage error amplifier (C1). The error voltage Vc (t) is given to
a classic PI controller to produce a voltage V m (t). The controlled signal V m (t) is integrated by resettable
integrator and a ramp voltage of variable magnitude is generated for every switching cycle. The resulting voltage
is given to the noninverting terminal of the comparator C2 . The logic used to generate switching signals is
shown in Figure 4. For the raising edge of the clock pulses, the switches Q1 and Q2 are turned ON and the
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Figure 3. Block diagram of improved resettable integrator control technique.

Figure 4. Control logic of improved resettable integrator for pulse generation.

current through the inductors L1 and L2 increases. The equation for the rising edge slope K1 of the inductor
current Isen (t) is given as
K1 =

Rs(V in + V o)
,
L

(26)

where Rs is the gain of the current sensor and L is the sum of L1 and L2 . The turn oﬀ time of the switches
Q3 and Q4 is decided by the comparator output C2 . The falling slope K2 of the sensed inductor current is
given as
K2 =

Rs(V in − V o)
L

(27)

A fictitious current If proportional to the input voltage is synthesized by multiplying sensed source voltage
V in by a gain of 1/Rf . It is summed up with IsenRs to get the resulting signal IoRs . The signal IoRs
is compared ( C3) with saw-tooth waveform to obtain the switching pulses. Now the control equation of the
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controller is given as
Rs(Isen + If ) = V m(1 − 2d)

(28)

The peak value of the input current is given as
Isen =

V mV in
V oRs

(29)

Hence the current equation for the proposed controller is given as
Isen + If =

(or)

(V mV in)
V oRs

V in V in
(V mV in)
+
=
,
Re
Rf
V oRs

where Re is the emulated resistance of the converter.
Therefore
Rs
Rs
Vm=
(V o) +
(V o)
Re
Rf

(30)

(31)

(32)

The eﬀective value of emulated resistance Re2 oﬀered by the controller is
Re2 =

Rf Re
Rf + Re

(33)

Thus for every switching period, the integrator resets and the ramp voltage starts from zero for the next
switching cycle. Thus, the above controller eliminates the input perturbations and load disturbances in one
switching period. The overall control structure is simple and easy to implement.
5. Controller realization through simulation
In this section, the performance comparison of the converter based on both conventional PI control and improved
resettable integrator control are discussed. The detailed simulation studies for both controls are carried out
using PSIM software. The BLIL converter specifications are as follows: output power Po = 300 W , output
voltage V o = 400 V , switching frequency fs = 70 kHz , inductors L1 = L2 = L3 = L4 = 0.63 mH , capacitor =
470 µF .
The control algorithms are implemented using a TMS320LF28335 DSP processor. The processing speed
and the external clock frequency for the processor are configured as 150 MHz and 30 MHz. The simulated
dynamic response of the converter using the conventional control technique, when the input voltage is changed
from 230 V rms to 110 V rms , is shown in Figure 5. It can be seen that when the supply voltage is reduced, the
input current tracks the voltage only after two cycles to correct the power factor closer to 0.9. This is because
of the sluggish external voltage loop, which should first detect the change in output voltage and the current
reference is changed accordingly. It adjusts the duty cycle of the switches, which results in the slow response
of the conventional controller. Similarly Figures 6a and 6b show the response of the output voltage when a
negative and positive step load change is introduced at t = 0.38 s and it takes more than 4 cycles (t > 0.08s)to
attain the steady state condition. To predict the performance of the improved resettable integrator, the PI
controller with gain (Kp = 1, KI = 33.33) is tested for power factor correction with supply variations. It is
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obvious that the input power factor remains 0.99 for both the cases, in spite of the input voltage change as
shown in Figure 7. Here the input current traces the instantaneous value of input voltage very fast and hence
the figure shows a very good power factor with the proposed controller.

Figure 5. Simulated waveforms of input voltage and input current of BLIL when input voltage is changed from 230
Vrms to 110 Vrms with conventional control.

Figure 6. Dynamic response of output voltage (a) negative step load change and (b) positive step load change using
PI control.

Figure 7. Waveforms of input voltage, current for 230 Vrms and 110 Vrms power supply.

The voltage stress on the devices is reduced as compared to the conventional control method as illustrated
3586

GUNASEKARAN and VELLITHIRUTHI THAZHATHU/Turk J Elec Eng & Comp Sci

in Figures 8a and 8b. The controller rejects the disturbances in one switching cycle, which eliminates the
overshoot and undershoots of voltage across the device. A step load change of 320 W is introduced as shown in
Figure 9 at time t = 0.38 s to demonstrate the fast dynamic response of the proposed controller. This illustrates
that the controller adjusts the duty cycle instantaneously and the output voltage attains its steady state in less
than three cycles (t < 0.06s) .

Figure 8. (a) Voltage across the switch ( Q4) , (b) Voltage across the diode (D2).

Figure 9. Dynamic response of output voltage for (a) positive step load change (b) negative step load change with
proposed controller.

6. Hardware results
A prototype of 300 W is designed to verify the dynamic performance of the controller. A DSP processor
TMS320LF28335 is used to implement both the conventional and resettable integrator algorithms.
TMS320LF28335 is a floating point processor and has 32-bit fixed point architecture as C28×× DSCs,
which includes a single precision IEEE 754 floating point unit. In addition, the processor has 32 × 32 MAC and
64-bit processing capability, which results in high performance on handling numerical resolution problems. The
input voltage and input current waveform are depicted in Figures 10a and 10b for 230 Vrms and 110 Vrms. The
power factor is maintained closer to unity when the input voltage is reduced from 230 Vrms to 110 Vrms. Figures
11a and 11b show the power factor correction of the controller for various load condition such as 20% (60 W)
and 75% (230 W). The power factor for the system is found to be 0.84 for light load condition and 0.99 for full
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load condition. The THD of input current at full load with predominant third and fifth harmonic components
is shown in Figures 12a and 12b. The third harmonic component is 4.8% and fifth harmonic component is 4.9%,
which are well within IEC 61000-3-2 standard during a wide range of load variations.

Figure 10. (a) Input voltage and input current waveforms for 230 Vrms , (b) Input voltage and input current waveforms
for 110 Vrms .

Figure 11. Waveforms showing power factor at (a) 20% load and (b) 75% load.

The variation in power factor with load is shown graphically in Figure 13a. It can be inferred from Figure
13a that improved resettable control operates at a high power factor (pf > 0.85)for all load conditions, whereas
the conventional PI control has a poor power factor (pf ≤ 0.57) under light load conditions. The comparison
between the eﬃciency of the converter for varying load conditions with the conventional control method and the
resettable integrator control is shown in Figure 13b. Thus, the improved resettable integrator controller gives
an eﬃciency of 92% at low load and 97% at full load conditions. Thus it provides a very simple and reliable
solution for power factor correction and eﬃcient energy use.
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Figure 12. THD of input current showing (a) third and (b) fifth harmonics.

Figure 13. (a) Power factor vs. load, (b) Eﬃciency comparison of PI control and resettable integrator control.

7. Conclusion
An improved resettable integrator technique is implemented for a bridgeless interleaved PFC boost converter
for improving the dynamic performance under variable load and supply conditions. In this improved technique,
a fictitious current signal is synthesized with the input voltage, which helps to reject the supply disturbances,
and maintains nearly unity power factor. The power factor correction and voltage regulation of the converter
are compared with those of the conventional control method. From the simulation and experimental results, it
can be observed that the resettable integrator technique is superior for BLIL boost converter used in PHEV
battery charger applications.
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